Learn Chip Design - Blog #SystemVerilogLearn Chip Design - Blog #SystemVeriloghttps://www.learnchipdesign.com/blogs/tag/systemverilogFri, 07 Nov 2025 07:00:06 +0530http://zoho.com/sites/<![CDATA[UVM macros to make life easier]]>https://www.learnchipdesign.com/blogs/post/uvm-macros

While creating any new component or object in UVM we first register it with the factory,

We usually use the macros


 // Code 

`uvm_object_utils(my_sequence)   
function new(string name="my_sequence");     
super.new(name);   
endfunction

Most of the time I write nothi...

]]>Tue, 10 Sep 2024 23:26:41 +0530<![CDATA[Welcome to world of ASIC Verification ]]>https://www.learnchipdesign.com/blogs/post/welcome-to-world-of-asic-verificationSat, 11 May 2024 09:54:53 +0530