Abstract- Serial bus analyzer presented here is generic serial bus debugger which can basically monitor single input line for any serial bus protocol and displays the frames/state and values both big and little endian in a hex format on the waveform like gtkwaves, VCS etc. The design is protocol agn...
Blog by Advane Harshal
DVCON 2024
17.09.24 12:55 AM - Comment(s)
UVM macros to make life easier
10.09.24 11:26 PM - Comment(s)
While creating any new component or object in UVM we first register it with the factory,
We usually use the macros
// Code
`uvm_object_utils(my_sequence)
function new(string name="my_sequence");
super.new(name);
endfunction
Most of the time I write nothi...
Unveiling TileLink Specification: A Paradigm Shift in SoC Communication Part -1
14.05.24 12:14 AM - Comment(s)
Part 1 - Introduction to Tilelink Protocols
Welcome to world of ASIC Verification
11.05.24 09:54 AM - Comment(s)
A Brief introduction to ASIC Verification
Different approach to the macro `uvm__analysis_imp_decl
11.05.24 09:54 AM - Comment(s)
INTRODUCTION:
We all know that whenever there are multiple monitors connected to a single scoreboard, we do the connection as mentioned in UVM Cookbook or uvm_user_guide by using the inbuild macro `uvm_analysis_imp_decl(_<string>) and then writing another analysis imp inside the scoreboard with...
Categories
- Uncategorized
(3)
- Systemverilog
(1)
- Interview
(0)
- UVM
(1)
- Verilog
(0)
- RISCV
(0)
- Protocols
(1)
- JobOpenings
(0)